

**REMARKS**

Claims 1-6, 8-13, 15-20, and 22-29 are pending. Please amend claims 1 and 6. No claims are canceled, added, or withdrawn.

As a preliminary matter, Applicant appreciated the opportunity to discuss the September 13, 2005 Action with the Examiner during a December 05, 2005 telephone conversation. During that conversation, the Examiner assured Applicant that the Action would be treated as a non-final Action, as indicated in the Office Action Summary and independent of indication at the end of the Action (page 12, section 30) that the action was final. Additionally, Applicant was pleased to determine that the Examiner was interested in discussing the claimed subject matter in accord with Applicant's desire to move this application towards allowance.

In view of the following remarks, withdrawal of the rejections to the pending claims is respectfully requested.

**Claim Amendments**

Claim 1 was amended to more particularly point out that the operations "for providing thread scheduling in a device", as claim 1 recites, are implemented by a computer. To this end, the preamble of claim 1 was changed from "[a] method for providing thread scheduling in a device" to "[a] computer-implemented method for providing thread scheduling in a device". Claim 6 was amended to correct a grammatical error.

**35 USC §103(a) Rejections**

Claims 1-6, 8-13, 15-20, and 22-29 stand rejected under 35 USC §103(a) as being unpatentable over U.S. Patent No. 6,308,279 to Toll et al

1 ("Toll") in view of US patent application number 6,584,571 to Fung.

2 Applicant respectfully traverses these rejections.

3       **Claim 1** recites in part "responsive to a determination that there are  
4 no threads to execute, deactivating one or more of the hardware elements  
5 and the program modules for a dynamic variable amount of time, the  
6 dynamic variable amount of time being independent of the predetermined  
7 periodic rate and being based on a sleep state of a set of threads in a sleep  
8 queue." In addressing these claimed features, the Action asserts that they  
9 are taught by Toll (i.e., at column 2, lines 32-34, and column 3, lines 8-30)  
10 and by Fung (i.e., column 6, lines 14-30 and 45-51). Applicant respectfully  
11 disagrees for the following reasons.

12       The Action at page 10, section 24, agrees that Toll teaches a thread  
13 scheduling mechanism that schedules threads based on a predetermined  
14 periodic rate such as a system tick. The Action at page 11, section 25, also  
15 agrees that Toll does not explicitly disclose the claimed feature of  
16 "deactivating one or more of the hardware elements and the program  
17 modules for a dynamic variable amount of time, the dynamic variable  
18 amount of time being independent of the predetermined periodic rate and  
19 being based on a sleep state of a set of threads in a sleep queue", as claim 1  
20 recites. However, the Action indicates that the above recited claimed  
21 feature is suggested by Toll since Toll describes that already deactivated  
22 hardware elements can be reactivated responsive to receipt of a break event  
23 (i.e., a user opening a laptop lid, a keypress, etc.) that could occur at any  
24 time (i.e., the user initiated break event is not keyed to a system clock, as is  
25

1 the time slice that is used to schedule threads). Applicant respectfully  
2 submit that this conclusion is unsupportable.

3 With respect to Toll's "break events", Toll teaches at lines 7-18 of  
4 col. 3 that deactivated hardware elements can be reactivated responsive to  
5 predetermined "break events". Toll is completely silent with respect to any  
6 description of what can represent such a "break event". However, in view  
7 of the fact that Toll describes that core clocks may be left running to  
8 process "snoops", it is likely that a "break event" at least includes "snoop"  
9 request processing. More particularly, Toll at col. 3, lines 4-18, describes  
10 that when all threads are asleep, core clocks may be left running to process  
11 a "snoop", in which case the system of Toll will respond normally. Toll  
12 does not describe what a "snoop" request is, or what is involved in  
13 processing a "snoop" request. However, Applicant respectfully submits  
14 that a "snoop" request is likely associated with a core clock system tick that  
15 triggers a thread scheduling mechanism to "snoop" for threads to activate.  
16 When a hardware element such as a processor is deactivated, such  
17 processing requires reactivation of the deactivated processor to execute  
18 thread scheduling to "snoop" the sleep queue and determine if there are any  
19 threads ready for execution.

20 In view of the above, Toll's system to process a "snoop" request  
21 means that a deactivated hardware element (i.e., the processor) is woken up  
22 (reactivated) responsive to a system tick (a "snoop" event) that is generated  
23 at a predetermined periodic rate. Thus, these particular snoop request  
24 processing teachings of Toll do not teach or suggest "deactivating one or  
25 more of the hardware elements and the program modules for a dynamic

1 variable amount of time [that is] independent of the predetermined periodic  
2 rate", as claim 1 recites.

3 Additionally, Toll's period of time that is represented by the core  
4 clock system tick that causes a "snoop" request is clearly not "based on a  
5 sleep state of a set of threads in a sleep queue" (as claim 1 recites), but  
6 rather based on a periodic hardware timer interrupt (i.e., a system tick).  
7 Thus, Applicant respectfully submits that that even after hardware elements  
8 are deactivated, the system of Toll implements a conventional system  
9 thread scheduling mechanism to process "snoop" requests. Such  
10 conventional system thread scheduling mechanisms are clearly described in  
11 the Background section of Applicant's specification.

12 Moreover, besides a "break event" including a "snoop" request (as  
13 discussed above), it is also possible that a "break event" may represent  
14 other conventional types of break events such as user key-presses, etc.  
15 (conventional processing of which is also clearly described in the  
16 Background section of Applicant specification). In view of this, and for  
17 purposes of discussion, assume that the system of Toll can be configured so  
18 that it will no longer process "snoop" requests (snoop request processing is  
19 a configuration clearly supported by the teachings of Toll). In this alternate  
20 configuration, assume *arguendo* that Toll **deactivates** all timers (including  
21 snoop request generating core clock timers) **for reactivation responsive to**  
22 **an external event such as a user key-press that occurs only after some**  
23 **amount of time elapses since the hardware elements were deactivated.**  
24 In this particular configuration, Applicant agrees that the amount of time  
25 that would elapse between hardware element deactivation and reactivation

1 responsive to a user initiated an event would be independent of the  
2 predetermined amount of time at which Toll schedules threads. However,  
3 it is also very plain that this amount of time (between Toll's system  
4 deactivation of hardware elements and reactivation responsive to a user  
5 action) is also completely independent of Toll's in-device thread scheduling  
6 operations. The result of such deactivation **essentially removes and stops**  
7 **all thread scheduling activities in the system of Toll - potentially**  
8 **forever** (unless a user intervenes).

9 In the above scenario, threads that are sleeping (not yet ready for  
10 execution) in a queue of Toll, **will never be woken up regardless of their**  
11 **respective sleep times** unless a user intervenes. This is because the  
12 amount of time between deactivation and reactivation in the system of Toll,  
13 while independent of the predetermined period rate, is clearly not "based on  
14 a sleep state of a set of threads in a sleep queue", as claim 1 recites, but  
15 rather based on user activity that is completely separate from the  
16 deactivated thread scheduling mechanism of Toll. Clearly, this does not  
17 teach or suggest "providing thread scheduling in a device", as claim 1  
18 recites, but instead teaches removing thread scheduling in a device. In  
19 contrast to these teachings of Toll, the features of claim 1 always "provid[e]  
20 thread scheduling and a device". In a system according to claim 1, thread  
21 scheduling is not disabled and at least one thread sleeping in a sleep queue  
22 of the invention will always be reactivated after passing of a "dynamic  
23 variable amount of time [that is] based on a sleep state of a set of threads in  
24 a sleep queue", as claim 1 recites, always "providing thread scheduling in a  
25 device".

For each of the above reasons reasons, Toll does not provide any description that teaches or suggests "providing thread scheduling in a device" that "responsive to a determination that there are no threads to execute [will] deactivating one or more of the hardware elements and the program modules for a dynamic variable amount of time [that is] independent of the predetermined periodic rate [the rate at which threads are scheduled] and being based on a sleep state of a set of threads in a sleep queue", as claim 1 recites.

Modifying Toll with Fung's system that returns to an active power mode in response to an increased level of system activity (e.g., threads with sleep times that have expired) does not cure the above described deficiencies of Toll. Applicant respectfully submits that Fung merely describes a system wherein threads are deactivated for non-dynamic amounts of time that are completely dependent on Fung's system tick rate (as are Toll's "snoop" request processing operations). This is similar to the conventional systems described in Applicant's background section wherein a thread's quantum is always a multiple of the time between system ticks.

In view of the above, the system of Toll combined with Fung does not teach or suggest each and every element claim 1, and therefore, not obvious over the cited combination. Accordingly, withdrawal of the 35 USC §103(a) rejection of claim 1 is respectfully requested.

**Claims 2 – 7** depend from claim 1 and are allowable over the cited combination solely by virtue of this dependency. Accordingly, and for this reason alone, the 35 USC §103(a) rejections of claims 2-7 over Toll is improper and should be withdrawn.

1           Additionally, claims 2-7 include additional subject matter that is not  
2 taught or suggested by the cited combination.

3           For example, claim 6 recites:

- 4       • “resetting the system timer to generate the notification after the dynamic  
5       variable amount of time has elapsed since the deactivating”,
- 6       • “receiving the notification after the dynamic variable amount of time  
7       has elapsed since the deactivating”,
- 8       • “responsive to the receiving: resetting the system timer to generate the  
9       notification at the predetermined periodic rate” and
- 10      • “activating the one or more of the hardware elements and the program  
11      modules.”

12           In addressing these claimed features, the Action at section 11, page  
13 5, asserts that “resetting the system timer to generate the notification after  
14 the dynamic variable amount of time has elapsed since the deactivating” is  
15 taught by Toll at column 9, line 6-8. However, there are no such columns  
16 and lines in Toll. Instead, the description of Toll stops at column 8. Even  
17 in view of this, Applicant respectfully submits that Toll, as a whole, merely  
18 teaches: (1) that a core timer may not be turned off and that responsive to a  
19 snoop request, deactivated hardware elements may be reactivated to  
20 determine if any sleeping threads are ready to be executed; and (2) that the  
21 core timer may be turned off and then reactivated at some other time either  
22 responsive to a user action. This does not teach or suggest modifying the  
23 core timer to generate hardware interrupts at different rate than that initially  
24 used to schedule threads.  
25

Specifically, nowhere does Toll provide any description that teaches or suggests that the core timer is first reset to no longer provide hardware interrupts at the predetermined periodic rate (the rate at which threads are scheduled), but to instead provide a hardware notification at a different rate equivalent to "the dynamic variable amount of time". Moreover, nowhere does Toll teach or suggest that after the core timer has been modified to generate hardware interrupts at rates different than an initial thread scheduling rate, that the hardware timer is again reset to generate hardware interrupts at the initial scheduling rate. The Action does not rely on Fung for these teachings. However, Applicant respectfully submits that Fung is completely silent with respect to any teachings or suggestions of these claimed features. Thus, Toll modified with the teachings of Fung fails to teach or suggest all of the claimed features of claim 6.

Accordingly, withdrawal of the 35 USC §103(a) rejection of claim 6 is respectfully requested.

**Claim 8 recites:**

- "scheduling one or more threads at a predetermined periodic rate",
  - "determining whether or not there are any threads to execute",
  - "responsive to a determination that there are no threads to execute, deactivating one or more of the hardware elements and the program modules for a dynamic variable amount of time, **the dynamic variable amount of time being based on a sleep state of a set of threads in a sleep queue and independent of the predetermined periodic rate**",
- and



- "activating the one or more of the hardware elements and the program modules only when the operating system needs to perform an action selected from a group of actions comprising scheduling a thread for execution upon expiration of the dynamic variable amount of time since the deactivating, or upon receipt of an external event that is not a system timer event" (emphasis added).

For the reasons already articulated with respect to claim 1, Toll in view of Fung does not teach or suggest these recited features of claim 8.

Accordingly, withdrawal of the 35 USC §103(a) rejection of claim 8 is respectfully requested.

**Claims 9-14** depend from claim 8 and are allowable over the cited combination solely by virtue of this dependency.

Accordingly, withdrawal of the 35 USC §103(a) rejection of claims 9-14 is respectfully requested.

Moreover, claim 12 includes additional features that are not obvious over Toll in view of Fung. Specifically, claim 12 recites:

- "wherein the scheduling further comprises setting a system timer to the predetermined periodic rate, the predetermined periodic rate corresponding to a thread scheduling accuracy", and
- "wherein the deactivating further comprises resetting the system timer to generate a notification after the dynamic variable amount of time has elapsed since the deactivating."

1 For the reasons already discussed above with respect to claim 6, Toll in  
2 view of Fung does not teach or suggest these claimed futures.

3 For these additional reasons, withdrawal of the 35 USC §103(a)  
4 rejection of claim 12 is respectfully requested.

5 In another example, claim 13 recites:

- 6 • “wherein the deactivating further comprises resetting a system timer to  
7 generate a notification after the dynamic variable amount of time has  
8 elapsed, the dynamic variable amount of time being a maximum amount  
9 of time that a thread can yield to other threads before needing to be  
10 scheduled for execution”, and
- 11 • “wherein the activating further comprises resetting the system timer to  
12 the predetermined periodic rate to provide substantial thread scheduling  
13 accuracy.”

14 In addressing these claimed features, the Action asserts that  
15 “wherein the deactivating further comprises resetting a system timer to  
16 generate a notification after the dynamic variable amount of time has  
17 elapsed, the dynamic variable amount of time being a maximum amount of  
18 time that a thread can yield to other threads before needing to be scheduled  
19 for execution” is taught by Toll at column 9, lines-8-18. However, as  
20 indicated above with respect claim 6, the cited portions of Toll do not exist  
21 as Toll’s description stops at column 8. Even in view of this, and for the  
22 reasons already discussed above, the cited combination is completely silent  
23 with respect to these claimed elements.  
24  
25

Accordingly, withdrawal of the 35 USC §103(a) rejection of claim 13 is respectfully requested.

**Claim 15** recites:

- “determining at a periodic rate whether or not there are any threads to execute”, and
- “responsive to a determination that there are no threads to execute, deactivating one or more of the program modules and the hardware elements for a dynamic variable amount of time, **the dynamic variable amount of time being independent of the periodic rate, the dynamic variable amount of time being based on a sleep state of a set of threads in a sleep queue**” (emphasis added).

For the reasons already discussed, Toll in view of Fung does not teach or suggest these recited features. Withdrawal of the 35 USC §103(a) rejection of claim 15 is respectfully requested.

**Claims 16-21** depend from claim 15 and are allowable over Toll solely by virtue of this dependency. Accordingly, withdrawal of the 35 USC §103(a) rejection of claims 16-21 is respectively requested.

Moreover, claim 19 includes additional features that are not taught or suggested by Toll in view of Fung. Specifically, claim 19 recites:

- “in the deactivating, **configuring a system timer to send a first timer interrupt after the dynamic variable amount of time has elapsed, the dynamic variable amount of time being a maximum amount of time that a first thread can yield to a second thread before the first thread needs to be executed**”, and

- 1 • “responsive to receiving the first timer interrupt:
  - 2 ○ (a) configuring the system timer to send a second timer interrupt
  - 3 at the periodic rate” and
  - 4 ○ “(b) activating the one or more of the program modules and at
  - 5 the hardware elements to determine if there are any threads to
  - 6 execute” (emphasis added).

7  
8 At least for the reasons already discussed above, Toll in view of Fung does  
9 not teach or suggest these claimed futures. Withdrawal of the 35 USC  
10 §103(a) rejection of claim 19 is respectfully requested.

11 **Claim 22** recites:

- 12 • “scheduling threads for execution at a periodic time interval”,
- 13 • “determining that there are no threads to execute”, and
- 14 • “wherein the HAL, responsive to the determining, comprises computer-  
15 executable instructions for deactivating, for a dynamic variable amount  
16 of time, one or more of the scheduler, the hardware elements, the one or  
17 more operating system program modules, and the application program  
18 modules, the dynamic variable amount of time being independent of the  
19 periodic time interval and being based on a sleep state of a set of threads  
20 in a sleep queue.”

21 For the reasons are discussed above with respect claim 1, Toll in view of  
22 Fung do not teach or suggest these recited features. Withdrawal of the 35  
23 USC §103(a) rejection of claim 22 is respectfully requested.

1       **Claims 23-29** depend from claim 22 and are allowable over the cited  
2 combination solely by virtue of this dependency. Accordingly, the 35 USC  
3 §103(a) rejections of claims 23-29 should be withdrawn.

4       Additionally, for the additional the reasons already discussed,  
5 withdrawal of the 35 USC §103(a) rejections of claim 29 is respectfully  
6 requested.

7  
8       **Conclusion**

9       Pending claims 1-6, 8-13, 15-20, and 22-29 are in condition for  
10 allowance, and action to that end is respectfully requested. Should any  
11 issue remain that prevents allowance of the application, the Office is  
12 encouraged to contact the undersigned prior or issuance of a subsequent  
13 action.

14  
15                               Respectfully submitted,

16  
17       Dated: 12/14/05

18                               By: Brian G. Hart

19                               Brian G. Hart  
20                               Reg. No. 44, 421  
21                               (509) 324-9256  
22  
23  
24  
25